Electrostatic characteristics of a high-k stacked gate-all-around heterojunction tunnel field-effect transistor using the superposition principle
نویسندگان
چکیده
We use the superposition method to model electrostatic characteristics of a high-k stacked gate-all-around heterojunction tunneling field-effect transistor (TFET). The is formed from Ge/Si material in source/channel, respectively. modeling accomplished by considering space-charge regions at source–channel and drain–channel junctions channel region. surface potential region obtained applying principle derived source/drain solving two-dimensional (2D) or one-dimensional (1D) Poisson’s equation, Furthermore, electric field drain current are modeled using Kane model, results confirmed ATLAS technology computer-aided design (TCAD) simulations.
منابع مشابه
Performance Study and Analysis of Heterojunction Gate All Around Nanowire Tunneling Field Effect Transistor
In this paper, we have presented a heterojunction gate all around nanowiretunneling field effect transistor (GAA NW TFET) and have explained its characteristicsin details. The proposed device has been structured using Germanium for source regionand Silicon for channel and drain regions. Kane's band-to-band tunneling model hasbeen used to account for the amount of band-to...
متن کاملComparison of the Proposed Device with Conventional Gate All around Tunnel Field Effect Transistor Gaa-tfet
In this paper, we propose and validate a Heterogate DielectricDual Material Gate-Gate All Around, Tunnel Field Effect Transistor (HD-DMG-GAA-TFET). A comparative study for different values of high-k has been done, and it has been clearly shown that the problem of lower ION (which hinders the circuit performance of TFET) can be overcome by using the dielectric engineered hetero-gate architecture...
متن کاملImproved drain current characteristics of tunnel field effect transistor with heterodielectric stacked structure
In this paper, we proposed a 2-D analytical model for electrical characteristics such as surface potential, electric field and drain current of Silicon-on-Insulator Tunnel Field Effect Transistor (SOI TFETs) with a SiO2/High-k stacked gate-oxide structure. By using superposition principle with suitable boundary conditions, the Poisson’s equation has been solved to model the channel r...
متن کاملSwitching Performance of Nanotube Core-Shell Heterojunction Electrically Doped Junctionless Tunnel Field Effect Transistor
Abstract: In this paper, a novel tunnel field effect transistor (TFET) is introduced, thatdue to its superior gate controllability, can be considered as a promising candidate forthe conventional TFET. The proposed electrically doped heterojunction TFET(EDHJTFET) has a 3D core-shell nanotube structure with external and internal gatessurrounding the channel that employs el...
متن کاملDegradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress – a modeling approach
The failure and degradation mechanisms of gate-all-around silicon nanowire FET subjected to electrostatic discharge (ESD) are investigated through device modeling. Transmission line pulse stress test is simulated and device degradation physics is modeled. The device degradation level, interface state concentration and hard breakdown are shown and analyzed. From the model, we found that ESD stre...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computational Electronics
سال: 2022
ISSN: ['1572-8137', '1569-8025']
DOI: https://doi.org/10.1007/s10825-021-01819-z